# Single photon processing at high rate with pixel detectors from particle physics

## Erik H.M. HEIJNE CERN EP Division

## WORKSHOP on DETECTORS for SYNCHROTRON RESEARCH

#### WASHINGTON

30-31 Oct 2000





#### **CONTENTS**

TRACKING PIXEL DETECTORS **2 SYSTEMS IN USE SPECIFICATIONS COMPLEXITY** inside PIXEL SIGNAL PROCESSING LOGIC, TEST, CONTROL PHOTON COUNTING PIXELS SMALL AREA -> RATE SIMPLE EXTENSION RESULTS PCC1 at CERN SPECIFIC NEEDS SYNCHROTRON **DEEP SUBMICRON IC** ASSEMBLY TECHNOLOGY




Erik HEIJNE



### HEAVY-ION EVENT

Pb ion in OMEGA spectrometer



**RD19** 


**WA97** 

## TRACKING using PIXEL DETECTOR TELESCOPE





### PIXELS in PARTICLE PHYSICS HYBRID Si SENSOR



#### READOUT ELECTRONICS





Erik HEIJNE



#### PIXELS in PARTICLE PHYSICS Chips at CERN

LHC1 PIXEL READOUT 50μm x 500μm






#### ELECTRONICS DIAGRAM SINGLE PIXEL




Erik HEIJNE



#### 'REACTIVE' PIXELS at CERN

ARRAY of 6 LADDERS, 36 CHIPS




**VIEW of LADDERS and CHIPS** 



Erik HE!JNE




### WA97 set-up in the Omega magnet



# PIXEL TELESCOPE CHIPS -> LADDERS -> ARRAYS -> PLANES 4, 7, 14 PLANES IN USE



## TRACKING with PIXELS at CERN



<sup>208</sup>Pb ion at 158 GeVA on Pb target Millions of EVENTS ANALYZED

#### SPACE POINTS NOISE-FREE



Erik HEIJNE





## PIXELS in PARTICLE PHYSICS 2 SYSTEMS at CERN WA97-NA57 HEAVY-ION EXP

14 PLANES USED, 800 CHIPS, 400 cm<sup>2</sup>

1994 - now

#### DELPHI e - p COLLIDER EXP

4 CROWNS, 2500 CHIPS, 1400 cm<sup>2</sup>

1997 - now


several LHC EXPTS planned



CERN

## FUTURE PARTICLE PHYSICS EXPERIMENTS at CERN

HEAVY-ION & COLLIDER expts
HIGH MULTIPLICITY several 100s
HIGH RATE 40 MHz



HIGHLY SEGMENTED, FAST, RADHARD DETECTORS NEEDED SIGNAL in 100 μm Si : 8000 e<sup>-</sup> ~ 30 keV



Erik HEIJNE



#### ISSUES IN TRACKING

2-D SEGMENTATION in PIXELS SPACE POINTS ~ 10 μm LOW CAPACITANCE < 100 fF

-> **NOISE** 50 - 150 e rms

-> THIN SENSOR 80 µm?

-> SPEED signal < 10 ns HIGH MULTIPLICITY


coincident particles

**BINARY or ANALOG READOUT** INTERP OLATION THRESHOLD SETTING **ALIGNMENT of MODULES** 

PIXELS easier than 1-D projection




## in PARTICLE PHYSICS eg ALICE HEAVY-ION EXP



8 cells, blocked radhard 30 Mrad

400μm x 425μm

#### 8000 pixels, 13 M transistors, 2.2 cm<sup>2</sup>





#### **COMPLEXITY in PIXEL**

CMOS can be used for ANALOG DENSITY

LOW POWER

LOW NOISE

SIGNAL PROCESSING on SINGLE QUANTA

CONTACTS with NEIGHBOURS

COMPENSATE for SENSOR IMPERFECTIONS

TRIMMING GAIN, THRESHOLD

SYSTEM TEST, CONTROL


INTEGRATE ANCILLARY FUNCTIONS





#### Impact of **Deep-submicron CMOS**

MOS Gate TEM Bell Labs April 2000



Poly Si

 $SiO_2$  1.6 nm


Si

Reliable oxides can be made with only ~ 6 atoms in SiO<sub>2</sub> layer


SiO<sub>2</sub> CMOS technology used down to  $\sim 0.08 \, \mu m$  transistors

Thin gate oxide (< 8 nm) also is unaffected by radiation ( test > 30 Mrad)





#### PIXEL readout relies on **Deep-submicron CMOS**





poly Si gate length .35 μm 3 metals shown

Component density + 6 to 9 levels of interconnect

Pixel chips at CERN now 0.25 µm

FUNCTIONS


SPEED LOW NOISE LOW POWER





#### **Photon Counting Chip CERN**

PCC1 64 x 64 PIXELS 170μm x 170 μm




1997

**Amplifier-Shaper** 1 μm SACMOS Comparator 3-bit adjust 16 bit counter common electronic shutter Dark current compensation per column 10 nA Readout 384 µs




#### **Photon Counting Chip CERN**



 $170 \mu m \times 170 \mu m$ 

15 - bit COUNTER STATIC LOGIC
400 transistors
Bumpbonding
Si or GaAs sensor



THRESHOL D ADJUST using 3 bit TRIM



Erik HEIJNE



## Photon Counting Chip CERN SUMMARY

150 ns **PEAKING TIME** (rate < 5 MHz) **HIGH COUNT RATE** 

 $\sim 10^9 \text{ s}^{-1}\text{cm}^{-2}$ 

Maximum occupancy ~ 50%

ELECTRONIC NOISE ~170 e<sup>-</sup> rms

DARK CURRENT COMPENSATION

10 nA / pixel

 $30 \, \mu A \, cm^{-2}$ 

TEST SIGNAL INDIVIDUAL PIXELS MASKING of BAD PIXELS THRESHOLD ADJUSTABLE

~120 e<sup>-</sup> rms

**ALLOWS LOW THRESHOLD** 

~1400 e- 5 keV


READOUT TIME 384 µs per CHIP




Erik HEIJNE



### Photon Counting Chip CERN EFFECT OF THRESHOLD ADJUST



**NO ADJUST** 



WITH


2 PIECES of 100 μm THICK Si : SOURCE 55Fe




## Photon Counting Chip CERN EFFECT FLAT FIELD CORRECTION

#### Compensation for inhomogeneity:

source geometry pixel size, window absorption, etc



5.9 keV: SOURCE 55Fe



low energy improves contrast



Erik HEIJNE






#### **Photon Counting Chip CERN**

Medipix Collaboration

CELL PCC2 55µm x 55µm



+ and - polarity 0.25 μm CMOS dark current compensation per pixel window discriminator linear range 80 000 e<sup>-</sup> 13 bit counter + overflow count rate ~ 10<sup>11</sup> cm<sup>-2</sup>





#### SYNCHROTRON DETECTORS

## ANALOG INTEGRATION SINGLE QUANTA ADC IN PIXEL

BINARY COUNTING
MULTIPLE THRESHOLDS
MHz COUNTING IN PIXEL
1 0<sup>11</sup> cm<sup>-2</sup>

TIME RESOL UTION
FAST READOUT

**CONTIGUOUS TILING** 

ASSEMBLY without DEAD AREA EDGE TECHNOLOGY NEEDED






#### ASSEMBLY TECHNOLOGY

#### c.2. Flip chip technology

A flip-chip redistribution technique has been derived from the multilayer thin-film technology developed for high-density MCM interconnects (C22, C390). The technique uses Ni/Au plated copper conductors for redistribution. Benzo cyclo butene (BCB) polymer layers are used as isolation and solder mask layer. Solder bumps are realized by screen printing solder paste, reflow of the solder paste and wafer cleaning (flux removal). A schematic cross-section and picture of a redistributed die are shown






Figure 81: Schematic flip-chip redistribution technique (left) and SEM picture of a redistributed IC (right).

#### FLIP-CHIP BUMP CONTACT REDISTRIBUTION via **MULTI-LAYER STRUCTURE**

Cu / BCB

(Benzo Cyclo Butene)

How Far Can One Go? several mm?



Erik HEIJNE



#### **CONCLUSION**

**CHIP TECHNOLOGY -> NEW DETS** 

SINGLE QUANTUM PROCESSING

MHz COUNTING IN PIXEL

1 0<sup>11</sup> cm<sup>-2</sup>

FAST PROCESSES RESOLVABLE

**CREATE DESIGN KNOW - HOW** 



Erik HEIJNE



## CONTENTS TRACKING PIXEL DETECTORS

**COMPLEXITY** inside PIXEL

PHOTON COUNTING PIXELS

SPECIFIC NEEDS SYNCHROTRON



P - Div